




NOTES: UNLESS OTHERWISE SPECIFIED
1. These signals go Hi-Z when RESET# or BUSREQ# asserted



REVISION HISTORY			
REV	DESCRIPTION	APPROVED	DATE
-	Initial release	J Taylor	2025/03/21
A	Doubled SRAM, Added WAIT# PU, Added RSET# feedback to pic	J Taylor	2025/04/02
B	Fixed LCD decode	J Taylor	2025/04/06
C	Swap PCLK and OSC# idle polarity, series terminate CLK, add SW3/4	J Taylor	2025/04/25





LCD pin 5 (RD/WR#) sets context of EN pulse (Pin6)

APPROVALS		DATE	TITLE			
DRAWN	J TAYLOR	4/25/2025	LCD Interface			
CHECKED						
ENGINEER						
PROJ ENGINEER			SIZE	FSCM NO.	DRAWING NO.	REV.
APPROVED			B		1730	C
QA			SCALE	NONE	© 2025 TES MODIFIED: 5/8/2025 6:26:39 PM	SHEET 2 OF 3



APPROVALS		DATE	TITLE			
DRAWN	J TAYLOR	4/25/2025	Assembly Drawing			
CHECKED						
ENGINEER						
PROJ ENGINEER						
APPROVED			SIZE	FSCM NO.	DRAWING NO.	REV.
QA			B		1730	C
SCALE			NONE	© 2025 TES	MODIFIED: 5/8/2025 6:26:39 PM	SHEET 3 OF 3